I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on <u>EUT02258750US</u>.

The applicant and/or attorney requests the date of deposit as the filing date. Depositor: <u>Karen Cinq-Mars</u>
Express Label No: <u>EU 702255750US</u>

Kaun ling mars 4/26/03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of : June 25, 2003

<u>Pogge et al.</u> : Group Art Unit:

Serial No. Not yet assigned : Examiner:

<u>Filed: Herewith</u>: IBM Corporation

This application is a Dept. 18G/Bldg. 300-482

division of: 2070 Route 52,

Serial No. 10/213,872 Hopewell Junction, NY 12533 Filed: August 6, 2002 :

Title: PROCESS FOR MAKING FINE

PITCH CONNECTIONS BETWEEN
DEVICES AND STRUCTURE MADE BY

THE PROCESS

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P. O. Box 1450 Arlington, VA 22313-1450

Sir:

As a means of complying with the duty of disclosure set forth in 37 CFR 1.56, Applicants are hereby filing an Information Disclosure Statement pursuant to 37 CFR 1.97 and 37 CFR 1.98. The references listed are those which were cited in

Applicants' parent patent application, Serial No. 09/669,531, issued as patent 6,444,560 on September 3, 2002, and Serial No. 10/213,872, CIP filed August 6, 2002.

A summary of all the references is made on Form PTO-1449, attached hereto. Pursuant to 37 CFR 1.98(d), copies of all the references are not being provided as they were previously cited and submitted in Applicants' parent Application noted above.

The Examiner is respectfully requested to consider each reference and initial a copy of Form PTO-1449 and return a copy of same to Applicants.

Respectfully submitted,
Pogge, et al.

Jak A. Anderson, Attorney Registration No. 38,371 Telephone No. (845) 894-3667

International Business Machines Corporation Zip 482 2070 Route 52 Hopewell Junction, NY 12533 Fax No. 845-892-6363

INFORMATION DISCLOSURE CITATION											Atty. Docket No. FIS9-2000-0134US3				Application No.		
											Applicant						
٠ .	(Use	se	ve	ra D:	200	5he	et	s f	if necess	ary)	H. BERNHARD POGGE Filing Date Group						
Page 1 of 3											مر هاليباد ا		,	GL	оф		
									บ	S. PATENT DO	UMENIS						
*Examine			Document Number					<u> </u>	Data	****		G7			Filing Date		
Initial	1-	╬						per	Date	Nan	ne	Class	SISUDCIA	SS	s If Appropriate		
	1_	1	4 6	3/2	0	17	7	0	06/02/87	Tai	<u> </u>	 	<u> </u>				
		1	4 7	/ 8	3	6	9	5	11/08/88	Eichelberger	et al.	<u> </u>		_			
	4884122			11/28/89	Eichelberger	Eichelberger et al.											
		4 9 3 3 0 4 2 06/12/90 Eichel				Eichelberger	et al.	<u> </u>									
		4	1 9	4	9	1	4	8 .	08/14/90	Bartelink					·		
		5	0	1	9	5	3	5	05/28/91	Wojarowski e	tal.			ات	<u> </u>		
									FO	REIGN PATENT I	DOCUMENTS						
							_				~		Ţ.		lation		
			ocument Number					•	Date	Countr		Class	Subclas	·s 	Yes	No_	
		1	10	4	1	6	2	4	10/04/00	European Paten	t Office			4			
	١.								. d. A	the second of the second	and the second section of			$oldsymbol{\perp}$			
											,		,				
		THE	RI	200	IM	IFΝ	ns	(1	ncluding	Author, Title	. Date. Pe	rtinen	t Page.	Et	.c.)		
		Γ	T							,							
			J. Pilchowski et al., "Silicon MCM with Fully Integrated Cooling,"														
			HDI Magazine, May 1998, p.48.														
			J. Wolf et al., "System Integration for High Frequency Applications,"														
			Tn	t.I	- 1	Τ.	of	FМ	icroelect.	ronics and Ele	ectronic P	ackagi:	na 21. I	119	(1998)	.	
												,,,- ,-					
			C.A. Armiento et al., "Gigabit Transmitter Array Modules on Silicon Waferboard," IEEE Transactions on Components, Hybrids and Manufacturing														
			Technology 15, 1072 (1992).														
	.		M. Töpper et al., "Embedding Technology—A Chip-First Approach Using BCB,"														
·]]		1997 Intl. Symposium on Advanced Packaging Materials, p. 11.														
CAMINER																	
		•	•	•	-								•				
										ed, whether o						with	
PEP 609;	Dra	w l	in	e t	h	:ou	ıgh	ci	tation if	not in confo	omance and						
opy or t	115	ror	m 1	wit	'n	ne	Xτ	\propto	mmunicati	on to applica	ne.						

rm PTO-FB-A820 lso form PTO-1449) Patent and Trademark Office-U.S. DEPARTMENT of COMMERCE (June 8, 1999)

	INF)RM2	L'T'	[ON	l D	ıs	CL	OSU	RE CITAT	Atty. Docket No. Application No. Fis9-2000-0134US3											
[- 7		Applicant											
1	Use	sev	ær	al	_5	he	eta	s i	f necessa	H. BERNHARD POGGE											
1				Pa	ge	2	0.	£ 3	3					Group							
											·					·					
<u> </u>	•								U.	S. PATENT DO	UMENIS										
*Examiner													- 1	Filing Date							
Initial		Do	Document Number						Date	Nan	œ	Class	Subclas	3S I	If Appropriate						
	5 3 5 3 4 9 8 10								10/11/94	Fillion et a	<u>l.</u>		ļ								
		5	5 3 7 3 6 2 7 1					7	12/20/94	Grebe											
		6	6 1 1 0 8 0 6					6	08/29/	0 Pogge											
														7							
		I^-					1		 -			 		1							
		-				\dashv	+			 		 		+							
	L	<u> </u>		Ш		_	_1			<u> </u>		l									
FOREIGN PATENT DOCUMENTS Translation																					
		D~	** 111	1011	4	Nħ r	mh	ar	Date	Count	Class	Subclas		Yes	No						
		-	Document Number				T	<u></u>	<u> </u>	- Council	-Y	CIUSS	Daix Ital	1	163	-10-					
					4	4	4	_													
1							-				Ì										
· · · · · · · · · · · · · · · · · · ·		ere e	· T	···			TC:	/T	ncluding	Author, Title	Data Do	rtinen	t Dago	Ftc							
	ij										•										
}	- 1	_	<u>Je</u>	ff	re	Υ	r.	Bu	tler et a	l., "Advanced	Multichip	Modul	e Packac	lind	10						
		Micromechanical Systems," 1997 Intl. Conf. on Solid-State Sensors and Actuators, p. 261.														uki					
		- 1								Water Co.1	o Dhotonia	-Dia A	ttaahmon	nt "							
			7F	EE.	ሞ	יאני מבי	JUC 18	u.e	n Compone	, "Wafer Scal ents, Packagin	g and Manu	factur	ing Tech	mole	ogy-Pa	rt B.					
									B).	, 2001003111					- 31 - 0						
		Z. Xiao et al., "Low Temperature Silicon Wafer-to-Wafer Bonding with																			
	\neg	T	Nickel Silicide," J. Electrochem. Soc. 145, 1360 (1998). R. Fillion et al., "Plastic Encapsulated MCM Technology for High Volume,																		
-	ŀ																				
			Lo	W. (205	st	El	ect	tronics,"	Circuit World		1995).									
XAMINER									•	DATE CONSIDE	RED	•			•	-					
	,		٠							}	•										
Examiner:	Ini	tia	1	if	re	efe	ne	nce	conside	red, whether	or not cita	ation :	is in co	nfor	mance	with					
										f not in confe											
			n v	vi.t	<u>:h</u>	ne	xt	CC	mmunicat	ion to applic	ant.										
om PTO-FI	-									Patent	and Tradema			EPAR	TMENT C	of Committees					
HEO LOLIN	NO	-144	49))							Iso form PTO-1449) (June 8, 1999)										

SERIAL NO. ATTY DOCKET NO. FIS9-2000-0134US3 INFORMATION DISCLOSURE CITATION APPLICANT(S) (Use several sheets if necessary) H. BERNHARD POGGE Page 3 of 3 FILING DATE GROUP **U.S. PATENT DOCUMENTS** *EXAMINER FILING DATE DOCUMENT NUMBER DATE NAME CLASS SUBCLASS INITIAL IF APPROPRIATE 02-15-00 6,025,638 POGGE ET AL. 6,066,513 05-23-00 POGGE ET AL. 5,998,868 12-07-99 POGGE ET AL. 07-11-00 6,087,199 POGGE ET AL. 11-02-93 5,258,236 Arjavalingam et al. 6,355,501 03-12-02 Fung et al. **FOREIGN PATENT DOCUMENTS** TRANSLATION DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) "A Novel Chip-Stack Package" - Solid State Technology, April 2002, www.solid-state.com, pp. S19-S22, Eric Beyne, IMEC, Leuven, Belgium

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609: Draw line through citation if not in conformance and not

EXAMINER